Design Verification
Thank you for your query. We will reply to you at the earliest.
Functional Verification Ethernet Verification IP

Gen Z

Products >> Verification IP >> Gen Z

Gen Z Verification IP

Truechip’s Gen-Z Verification IP provides an effective & efficient way to verify the components interacting with Gen-Z interconnect technology of an IP or SoC.

Truechip’s Gen-Z VIP is fully compliant with Gen-Z Core Specification 1.0 and the Gen-Z Physical Layer Draft Specification. This VIP is light weight  with easy plug-and- play interface so that there is no hit on the design cycle time.

Key Benefits

  • Available in native System Verilog (UVM/OVM/ VMM) and Verilog
  • Unique development methodology to ensure highest levels of quality
  • Availability of Compliance & Regression Test Suites 24X5 customer support
  • Unique and customizable licensing models 
  • Exhaustive set of assertions and coverage points with connectivity example for all the components
  • Consistency of interface, installation, operation and documentation across all our VIPs
  • Provide complete solution and easy integration in IP and SoC environment


  • Multiple Physical Layers supported which can be selected as per medium
    • Gen-Z-E-NRZ-25G-Fabric
    • Gen-Z-E-NRZ-25G-Local 
    • Gen-Z-E-NRZ-Gen4-PCIe
  • Capable of Power Management and support for all low power states
  • Capable of supporting Base-R FEC (IEEE 802.3 CL74)
  • Capable of supporting RS-FEC (IEEE 802.3 CL91,CL108)
  • Transmit Equalization Support Present
  • Supports clock data recovery(CDR)
  • Physical Layer Abstraction Interface which is highly configurable
  • Support of all OpClasses
  • Packet handling for all packet types specified in Gen-Z core specification
  • Support for all basic and end-to-end packets
  • Configurable number of Virtual Channels present
  • Support of Gen-Z switch in Truechip environment
  • Callback support in layers to provide user control
  • Provides static as well as dynamic error injection capability
  • Built in coverage analysis
  • Graphical analyser to show transactions for easy debugging


  • Gen-Z BFM's for   
    • Gen-Z-E-NRZ-25G-Fabric Physical Layer
    • Gen-Z-E-NRZ-25G-Local Physical Layer
    • Gen-Z-E-NRZ-Gen4-PCIe Physical Layer
    • Gen-Z Core
  • Gen-Z layered monitors and scoreboard, test
  • Test environment and Test Suite- 
    • Basic protocol directed tests
    • Error Injection tests
    • Assertion and cover point tests
    •  User Test Suite
  • Integration guide , user manual and release notes
  • GUI analyser to view simulation packet flow
Download the Product Brochure from here