Thank you for your query. We will reply to you at the earliest.

D-PHY v3.5

Products >> Verification IP >> D-PHY v3.5

MIPI D-PHY Verification IP 

Truechip's MIPI D-PHY Verification IP provides an effective & efficient way to verify the components interfacing with MIPI D-PHY interface of an IP or SoC. Truechip's MIPI D-PHY VIP is fully compliant with MIPI Alliance Specification for D-PHY Version 3.5 This VIP is a light weight VIP with easy plug-and-play interface so that there is no hit on the design cycle time.

Key Benefits

  • Available in native System Verilog (UVM/OVM/VMM) and Verilog
  • Unique development methodology to ensure the highest levels of quality
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and coverage points with connectivity examples for all the components
  • Consistency of interface, installation, operation, and documentation across all our VIPs
  • Provide complete solutions and easy integration in IP and SoC environment


  • Compliant to MIPI D-PHY Specification Version 3.5 with PPI interface.
  • Support HS-IDLE State between two data burst.
  • Support for Alternate calibration Sequence & Preamble sequence.
  • Supports all possible configuration for Data Lane Module and Clock Lane Module at PHY layer.
  • Supports RAW as well as 8b/9b encoding.
  • Supports Special symbols like EoT, Protocol marker, Idle1, Idle2 in case of 8b/9b line encoding.
  • Supports for different line states and line levels.
  • Configurable numbers of Data lanes.
  • Bi-directional data lane turnaround.
  • Supported different types of reverse communication.
  • Supports configurable control on timing parameters.
  • Supports generation and identification of different error scenarios (SoT Error, SoT Sync Error,EoT Sync Error, Escape Entry Command Error, LP Transmission Sync Error, False Control Error).
  • Supports dynamically configurable modes.
  • Strong Protocol Monitor with real time exhaustive programmable checks.
  • Supports Dynamic as well as Static Error Injection scenarios.
  • On the fly protocol checking using assertions.
  • Built in Coverage analysis.
  • Provides a comprehensive user API (callbacks) in Master and Slave.
  • Graphical analyzer to show transactions for easy debugging.
  • Supports high speed, Escape and Low power control mode.


  • MIPI D-PHY Master/Slave BFM/Agent
  • MIPI D-PHY Monitor and Scoreboard
  • MIPI D-PHY PPI Monitor
  • Testbench Configurations
  • Test Suite (Available in Source code):
    • Basic and Directed Protocol Tests
    • Random Tests
    • Error Scenario Tests
    • Assertions & Cover Point Tests
    • Conformance Tests
  • Integration Guide, User Manual and Release Notes
Download the Product Brochure from here