Design Verification
Thank you for your query. We will reply to you at the earliest.



Resources >> Webinars

Webinar Topic

Revealing USB 3.2 - From Bootup to Data Transfer

Who Should Attend :

  • Professionals working on development of Soc/IP/VIP level of USB3.2.
  • Professionals working on verification of USB 3.2 at Soc/IP/VIP level or any intermediate level.
  • People keen to know how usb3.2 is shaping new era of superspeed data transfers.
  • Freshers in the field of VLSI industry.

Key Take Aways from Webinar:

  • USB 3.2 power on process and speed detection.
  • Understanding USB 3.2 enumeration process.
  • Getting awareness about various layers of USB3.2, its data flow and connectivity.
  • Understanding Link training and data transfer process.

Past Webinars

  • Revealing USB 3.2 - From Bootup
    to Data Transfer
  • DDR-Exploring DIMMS
  • Ethernet-Unveiling the Basics
  • PCIe Gen4 - Decoding Verification
Registration Link For US/Canada Audience


    Date: July 10, 2018
    Time: 11 AM-11:45 AM PST

Registration Link For UK/Europe/Israel/Asia Pacific Audience


    Date: July 11, 2018
    Time: 2 PM-2:45 PM IST

For any query please contact us