FutureWiz
loading...
Thank you for your query. We will reply to you at the earliest.

PCIe Switch

Products >> Verification IP >> PCIe Switch

PCIe Switch Verification IP

Truechip's PCIe Switch Verification IP provides an effective & efficient way to verify the components interfacing with the PCIe Switch interface of an IP or SoC. Truechip's PCIe Switch is fully compliant with the latest PCIe specifications. This VIP is a light weight with an easy plug-and-play interface so that there is no hit on the design cycle time.

Key Benefits

  • Available in native System Verilog (UVM/OVM/VMM) and Verilog
  • Unique development methodology to ensure the highest levels of quality
  • Availability of various Regression Test Suites
  • 24X5 customer support
  • Unique and customizable licensing models
  • Exhaustive set of assertions and cover points with connectivity examples for all the components
  • Consistency of interface, installation, operation, and documentation across all our VIPs
  • Provide complete solutions and easy integration in IP and SoC environment
  • On-the-fly protocol checking using protocol check functions, static and dynamic assertion.
  • Provides a comprehensive user API (callbacks).
  • Graphical analyzer for easy debugging, regression analysis, performance, statistics, charts, and automatic integration.

Features

  • Compliant with the PCIe 6,5,4,3 specification.
  • Support Pipe Specification 6.1.1
  • NVMe on top of Low Power, CXS, CPI, CXL, CXL Security, PCIe Gen6/5/4/3 management
  • Supports Pipe Specification 6.1 with both Low Pin Count and Serdes Architecture.
  • Compliant with PCIe Specifications 3, 4, 5 and 6
  • Supports Single and Multiple switches.
  • Support for Hot Add and Hot Remove for a PCIe Device.
  • Configurable switch downstream ports
  • Support multi root port configuration
  • Support PCIe tunneling/ PCIe adapter layer with USB4.

Deliverables

  • PCIe Gen 6 Root Complex/Device endpoint/Switch
  • PCIe Gen 6 BFM/Agents for:
    • PHY Layer
    • Data Link Layer
    • Transaction Layer
  • PCIe Gen 6 Layered Monitor and Scoreboard
  • Test Suite (Available in Source code) 
    • Basic and Directed Protocol Tests
    • Random Tests and Error Scenario Tests
    • Assertions & Cover Point Tests
    • Compliance Tests
  • Documents:
    • Integration Guide
    • User Manual
    • Quick Start Guide, Release Notes
    • FAQs
Download the Product Brochure from here